--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____ 
--  /   /\/   / 
-- /___/  \  /    Vendor: Xilinx 
-- \   \   \/     Version : 10.1
--  \   \         Application : 
--  /   /         Filename : xil_2588_19
-- /___/   /\     Timestamp : 10/09/2008 00:25:47
-- \   \  /  \ 
--  \___\/\___\ 
--
--Command: 
--Design Name: 
--

library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity Control is
   port ( Abrir_mano          : in    std_logic; 
          Ang_distal_DV1_EV   : in    std_logic_vector (15 downto 0); 
          Ang_distal_DV2_EV   : in    std_logic_vector (15 downto 0); 
          Ang_medio_DV1_EV    : in    std_logic_vector (15 downto 0); 
          Ang_medio_DV2_EV    : in    std_logic_vector (15 downto 0); 
          Ang_proximal_DV1_EV : in    std_logic_vector (15 downto 0); 
          Ang_proximal_DV2_EV : in    std_logic_vector (15 downto 0); 
          Cerra_mano          : in    std_logic; 
          Cilindrico          : in    std_logic; 
          Esferico            : in    std_logic; 
          Fuerza              : in    std_logic_vector (15 downto 0); 
          Gancho              : in    std_logic; 
          lateral             : in    std_logic; 
          Palmar              : in    std_logic; 
          Pinza               : in    std_logic; 
          Rotar_derecha       : in    std_logic; 
          Rotar_iquierda      : in    std_logic; 
          Ang_distal_DV1      : out   std_logic_vector (15 downto 0); 
          Ang_distal_DV2      : out   std_logic_vector (15 downto 0); 
          Ang_medio_DV1       : out   std_logic_vector (15 downto 0); 
          Ang_medio_DV2       : out   std_logic_vector (15 downto 0); 
          Ang_proximal_DV1    : out   std_logic_vector (15 downto 0); 
          Ang_proximal_DV2    : out   std_logic_vector (15 downto 0));
end Control;

architecture BEHAVIORAL of Control is
begin
end BEHAVIORAL;


